收藏本站
W9816G6IH
7. FUNCTIONAL DESCRIPTION
7.1
Power Up and Initialization
The default power up state of the mode register is unspecified. The following power up and
initialization sequence need to be followed to guarantee the device being preconditioned to each user
specific needs during power up, all V CC and V CCQ pins must be ramp up simultaneously to the
specified voltage when the input signals are held in the "NOP" state. The power up voltage must not
exceed V CC + 0.3V on any of the input pins or V CC supplies. After power up, an initial pause of 200 μS
is required followed by a precharge of all banks using the precharge command. To prevent data
contention on the DQ bus during power up, it is required that the DQM and CKE pins be held high
during the initial pause period. Once all banks have been precharged, the Mode Register Set
Command must be issued to initialize the Mode Register. An additional eight Auto Refresh cycles
(CBR) are also required before or after programming the Mode Register to ensure proper subsequent
operation.
7.2
Programming Mode Register
After initial power up, the Mode Register Set Command must be issued for proper device operation.
All banks must be in a precharged state and CKE must be high at least one cycle before the Mode
Register Set Command c an be issued. The Mode Register Set Command is activated by the low
signals of RAS , CAS , CS and WE at the positive edge of the clock. The address input data
during this cycle defines the parameters to be set as shown in the Mode Register Operation table. A
new command may be issued following the mode register set command once a delay equal to t RSC
has elapsed. Please refer to the next page for Mode Register Set Cycle and Operation Table.
7.3
Bank Activate Command
The Bank Activate command must be applied before any Read or Write operation can be executed.
The operation is similar to RAS activate in EDO DRAM. The delay from when the Bank Activate
command is applied to when the first read or write operation can begin must not be less than the RAS
to CAS delay time (t RCD ). Once a bank has been activated it must be precharged before another Bank
Activate command can be issued to the same bank. The minimum time interval between successive
Bank Activate commands to the same bank is determined by the RAS cycle time of the device (t RC ).
The minimum time interval between interleaved Bank Activate commands (Bank A to Bank B and vice
versa) is the Bank-to-Bank delay time (t RRD ). The maximum time that each bank can be held active is
specified as t RAS (max.).
7.4
Read and Write Access Modes
After a bank has been activated, a read or write cycle can be followed. This is accomplished by setting
RAS high and CAS low at the clock rising edge after minimum of t RCD delay. WE pin voltage level
defines whether the access cycle is a read operation ( WE high), or a write operation ( WE low). The
address inputs determine the starting column address. Reading or writing to a different row within an
activated bank requires the bank be precharged and a new Bank Activate command be issued. When
more than one bank is activated, interleaved bank Read or Write operations are possible. By using the
programmed burst length and alternating the access and precharge operations between multiple
banks, seamless data access operation among many different pages can be realized. Read or Write
Commands can also be issued to the same bank or between active banks on every clock cycle.
Publication Release Date: Mar. 22, 2010
-7-
Revision A02
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
W9825G6JH-6I IC SDRAM 256MBIT 54TSOPII
W9864G6JH-6I IC SDRAM 64MBIT 54TSOPII
WM-5614 CABINET WALL MOUNT 37.25X17.9"
WRR-2244 RACK WALL MOUNT RELAY 42" X 19"
WRR-2264 RACK WALL MOUNT 75.25" X 19"
X28C512JIZ-12 IC EEPROM 512KBIT 120NS 32PLCC
X28HC256SIZ-90 IC EEPROM 256KBIT 90NS 28SOIC
X28HC64JIZ-90 IC EEPROM 64KBIT 90NS 32PLCC
相关代理商/技术参数
W9816G6IH-7 制造商:WINBOND 制造商全称:Winbond 功能描述:512K 】 2 BANKS 】 16 BITS SDRAM
W9816G6IH-7I 制造商:WINBOND 制造商全称:Winbond 功能描述:512K 】 2 BANKS 】 16 BITS SDRAM
W982504AH-7 制造商:未知厂家 制造商全称:未知厂家 功能描述:x4 SDRAM
W982504AH-75 制造商:未知厂家 制造商全称:未知厂家 功能描述:x4 SDRAM
W982504AH-8H 制造商:未知厂家 制造商全称:未知厂家 功能描述:x4 SDRAM
W982508AH 制造商:WINBOND 制造商全称:Winbond 功能描述:8M X 4 BANKS X 8 BIT SDRAM
W982508AH-7 制造商:未知厂家 制造商全称:未知厂家 功能描述:x8 SDRAM
W982508AH-75 制造商:未知厂家 制造商全称:未知厂家 功能描述:x8 SDRAM